ECE 270 Simulator Login

You have been successfully authenticated! Choose a tool to use:

FPGA Simulator

The original ECE 270 simulator. Enter some Verilog code to view its output on the FPGA board.

HDLwave

(In beta) Takes Verilog code, simulates it with a testbench server-side, and renders a waveform from that simulation. Currently only supports source simulations with Verilator.

ECE 270 Simulator

This simulator is restricted to use for students and staff in ECE 270 at Purdue University. If you are in ECE 270 as either, and you haven't created an account yet, type in your Purdue email to get started.

Guidelines for good passwords:

Longer than 8 characters

Uses numbers

Uses both capital and small letters

At least one special character

Dark Mode